

CS315-02 Processor Design Components

C Coding

Data representation

Memory

RISC-V Assembly

RISC-V Machine Code

RISC-V Emulator

Cache Design


Digital Design

Processor Design

Instruction Set Architecture (ISA)

Micro Architecture ← implemented
in digital logic

Computer Architecture



Processor Design

Moore's Law

The number of transistors doubles every 1.5 years

↑

increase size
increase density

⇒ D

↑ 2-3
transistor

Two micro architectures

Single-Cycle Processor

Pipelined Processor

Superscalar

Out of order execution



Speculative execution

Lab 05 → Lab 06 → Project 06

add to, ao, al addi to, ti, 99

Single Cycle Processor


control



Register File


32 64-bit registers: x_0, x_1, \dots, x_{31}

Read up to two register values in a single clock cycle and write to one register. x_0 (zero) will always be 0, cannot be updated.




add to, t1, t2
↑

Adding CLR to Digital Register




64 bit Reg CLR

Synchronous
clear




Register File Implementation

tunnels




Tunnels



add t_0, t_1, t_1

Decoder with EN

(1)



(2)

